Senior SoC design verification engineer at a semiconductor company building secure, low-power SoCs for DoD and commercial customers. Day to day: develop and run SystemVerilog/UVM test plans and testbenches, run simulations, analyze coverage, debug designs with the RTL team, and coordinate verification with third-party vendors.
Sign in to see your match