Lead physical design flows at an AI lab building autonomous chip-design agents: own synthesis-to-layout flows (PDN, clock trees, PVT corners, custom cell/memory characterization) and drive block- to full-chip PPA optimization to deliver tapeout-ready designs using the in-house prompt-to-GDS capability.
Sign in to see your match