Staff-level VLSI design verification engineer at Sandisk in Bengaluru who leads verification of complex IP blocks and SoC designs: building UVM testbenches, driving functional coverage closure, writing SystemVerilog assertions, and running regressions with Cadence tools (Xcelium, Verdi, JasperGold), while mentoring junior engineers.
Sign in to see your match