Lead CMOS analog/mixed-signal circuit design for SiTime's MEMS-based precision timing chips in Munich: define architectures, do transistor-level design and simulation of blocks like Frac-N PLLs, ADCs/DACs and regulators, supervise analog designers and layout, and drive silicon bring-up and validation across PVT.
Sign in to see your match