新加坡商芯夥科技股份有限公司台灣分公司
Open positions
2 jobs
6 views 2 weeks ago
Design Verification Engineer– Penang, Malaysia
APAC
Malaysia
Responsibilities: Develop detailed verification plans based on design specifications and architectural requirements. Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal…
AI C++ Ethernet PCIe Python +2 skills
1 views 2 weeks ago
資深數位IC驗證工程師
APACSenior
Taiwan
Zhubei City, Hsinchu County1. 負責 IP驗證 2. 熟悉 UVM 驗證架構
Uvm