Memory Controller Digital Engineer

1. Memory system architecture design and RTL implementation on SOC
2. DRAM controller IP development, include high-speed digital PHY, high-efficiency scheduler, low power management unit, and design for test.
3. DRAM controller IP integration (Front-end RTL and design constraint integration, digital IC design flow QC, static timing analysis, project integration task coordination)

#LI-LL1