Y Combinator Senior ASIC RTL Design Engineer
Posted Updated 4
views
Summary
Designs and optimizes ASIC RTL (Register Transfer Level) logic for hardware chips, ensuring functionality, performance, and manufacturability in a full-time onsite role at an engineering services company.