Senior High-Speed PCB Layout Engineer
Summary
Own high-speed PCB layout in Altium for radar satellites, managing signal/power integrity and stack-up definition while collaborating with cross-functional teams to ensure system reliability.
- Own high-speed PCB layout from initial placement through manufacturing release in Altium
- Define and implement stack-ups, impedance targets, length-matching constraints, and reference plane/return-path strategies for high-speed interfaces
- Translate schematic intent into layouts that meet signal integrity and power integrity requirements across mixed-signal and digital domains
- Partner with electrical design, firmware, mechanical, and test engineers to develop layout constraints, run reviews, and de-risk first-pass success
- Drive DFM/DFT considerations with fabrication and assembly partners, including documentation and release artifacts
- B.S. in Electrical Engineering, or a related field with 4+ years of relevant experience
- Experience in PCB layout, fabrication, and release of high-speed digital and mixed-signal electronics
- Excellent teamwork and communication skills
- Learns new concepts rapidly, completely, and in a self-directed manner
- High levels of self-motivation and personal accountability
- Ability to work in a fast-paced environment under significant time constraints
- Experience designing high-speed digital and mixed-signal PCB layouts including constraint-driven routing, impedance control, and length matching
- Comfort with Altium Designer for complex layout and clean manufacturing outputs; familiarity with Allegro and/or OrCAD
- Experience developing PCB stack-ups and layout constraints for high-speed interfaces and dense, high-performance boards
- A strong intuition for layout-driven SI/PI behavior, including return paths, reference plane strategy, via transitions, and noise coupling between domains
- Experience working closely with electrical design engineers to translate schematic intent into layouts that work on the first spin
- Experience with manufacturing release, DFM/DFT considerations, and collaborating with fabrication and assembly partners
- Experience supporting lab bring-up and debug alongside design and test engineers, including investigating SI/PI issues observed on hardware
- Familiarity with SI/PI analysis workflows and tools such as Ansys SIwave, Keysight Power Analyzer, HyperLynx, or Sigrity
- Experience taking high-performance hardware from prototype through qualification and environmental testing
As published by lever
Resume/CV, Full name, Email, Phone, Current location, Current company, LinkedIn URL
- How many years of relevant work experience do you have?
- Do you meet all of the basic qualifications listed for this job? choose one · optional
- Are you authorized to work lawfully in the United States? choose one · optional
- Are you a US citizen or a permanent resident? choose one · optional
- Do you live close enough to commute, or are you willing to relocate for this position? choose one · optional
- Why do you want to work at Array Labs? written answer · optional


