【新竹】SerDes演算法工程師
Posted Updated 3
views
Description
1. Knowledge of DSP based high speed link PHY architecture/algorithm design
(Includes but not limit to FFE/DFE/MLSD/Non-linear Compensator/FEC/Timing Recovery/Transceiver State control flows).
2. Experience in building high speed link COM/behavioral model.
3. Knowledge of analog circuit impairments modeling is a plus.
4. Familiar with PCIE protocol is a plus.