Principal-level architect defining system-level memory and interconnect architecture that links XPUs (NPU/GPU/custom silicon) across node, rack, and cluster scales, so large-scale LLM training and inference run efficiently. Requires deep hands-on NPU/ASIC hardware expertise and cross-functional leadership across silicon, memory, networking, and software teams.
Sign in to see your match