Tech jobs — page 16 · freehire

/

Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.

Get the CLI →

2.1K jobs

Posted Sort

2,118 jobs Posted Sort

2027 Summer - Digital Design / Design Verification Engineer Intern - Dallas TX

Open 40d North AmericaInternshipIntern

Summer intern on Leonardo DRS's ROIC or FPGA development teams in Dallas, TX, supporting digital IC design for infrared and electro-optical sensor systems. Day-to-day work spans RTL coding, testbench development, synthesis, place-and-route, timing closure, and design verification, with strong mentorship. U.S. citizenship and clearance eligibility required.

C++ Cypress FPGA Linux Perl +6 skills

Senior RTL Design Engineer

Open 35d CISSenior

Capgemini Engineering in Kyiv is hiring a Senior RTL Design Engineer with 8+ years of VLSI experience to design and verify complex digital SoC blocks — writing RTL in Verilog/SystemVerilog or VHDL, running CDC/RDC and lint analysis with Synopsys VC Static, and driving designs from specification through tape-out alongside synthesis, STA, and verification teams.

AI Automation Cloud Generative AI Perl +5 skills

Capgemini Engineering Ingénieure/Ingénieur RTL design

Open 35d Europe

Capgemini Engineering is hiring an ASIC front-end RTL design engineer in Montbonnot-St-Martin, France, to specify, design (Verilog/SVerilog/VHDL), and integrate digital or mixed-signal IP into client SoCs, following DFT, CDC, RDC, Lint, and UPF rules alongside VLSI teams.

FPGA Iso 26262 Verilog VHDL

FPGA Engineer

Open 35d EuropeLead

FPGA Engineer at Capgemini Engineering in Rome (onsite) who designs and develops FPGA-based hardware solutions for complex, high-performance projects — mainly for aerospace and defense clients — using VHDL, Verilog and SystemVerilog, implementing signal-processing algorithms, optimizing synthesis/place & route, and building testbenches for verification.

Agile AI Cloud FPGA Signal Processing +3 skills

31K – 57K €

Senior Digital Designer

Open 35d EuropeSenior

Capgemini is hiring a Senior Digital Designer in Athens to lead functional specification development, microarchitecture, and RTL debugging for high-performance digital/semiconductor blocks, including lint and CDC checks. Core technologies: Verilog/VHDL, SystemVerilog, and synthesis tools like Cadence Genus and Synopsys Design Compiler.

Rtl SystemVerilog Verilog VHDL

Leader technique FPGA - Traitement de signal

Open 35d Europe

Capgemini Engineering is hiring an FPGA technical lead to take end-to-end technical ownership of a new DO-254-certified telecom product developed at a client site in Gennevilliers, France. The work spans VHDL coding, signal-processing algorithm implementation, verification environments, timing constraints, plus team leadership and client interface.

Expert RTL Design

Open 35d Europe

Capgemini Engineering is hiring a front-end ASIC RTL design expert in Montbonnot-Saint-Martin (Grenoble area, France) to specify, design, and debug digital and mixed-signal IPs in Verilog/SystemVerilog/VHDL, following DFT, CDC, RDC, Lint, and UPF rules, and to integrate them into SoC partitions alongside VLSI teams on advanced semiconductor products for clients.

FPGA Iso 26262 Verilog VHDL

Werkstudent Embedded Systems und Multi-Core in der Luftfahrt (w/m/d)

Open 23d EuropeInternship

HENSOLDT is hiring a working student (Werkstudent) in Fürstenfeldbruck, Germany, to help build a modular stress-test architecture and tools for testing processor hardware limits, supporting multi-core aviation projects from concept through prototyping and validation. Core tech: C, Python, ARM assembler, embedded debuggers (Lauterbach), FPGAs/VHDL.

Embedded Systems Python VHDL

Hardware Designer

Open 19d EuropeFull-time

Alstom is hiring a full-time Hardware Designer in Stockholm to develop and maintain wayside electronics — designing printed board assemblies and cable harnesses for Object Controllers used in rail signalling worldwide. The role spans specification through industrialization, using ECAD tools (OrCAD/Altium), SPICE simulation, and safety/reliability standards (CENELEC, IEC, IPC).

Altium Assembly Technical Writing Verilog VHDL

Softwareentwickler Bare-Metal und Python (w/m/d)

Open 17d Europe

Embedded software developer at AVL Tippelmann in Munich building C-based bare-metal control software for high-precision lithography systems. Day to day: designing robust embedded solutions, contributing to architecture and verification decisions, and building Python-based test automation, with occasional Embedded Linux work in an agile team.

Embedded Linux Embedded Software FPGA Linux Python +1 skills

Ingeniero/a de Diseño de Hardware Digital y FPGA

A digital hardware/FPGA engineer in Madrid who designs FPGA-, SoC- and microcontroller-based boards for signal acquisition and processing systems — developing complex VHDL designs for Xilinx/Intel FPGAs, integrating high-speed ADC/DAC and interfaces like PCIe and JESD204, and validating designs through simulation and lab testing.

Aurora Ethernet FPGA PCIe VHDL

FPGA Engineer - Chip Design

RemoteAPACFull-time

Remote (India) ASIC/FPGA design engineer role building technical evaluations for AI systems: create realistic chip-design tasks, write reference RTL (Verilog/SystemVerilog/VHDL) and testbenches, and review AI-generated designs for functional, timing, and PPA issues using EDA tools from Synopsys, Cadence, Siemens, Xilinx, and Intel.

Agentic AI AI Automation FPGA Perl +8 skills

1.2M – 2M INR

Expert design logic ASIC H/F

Bull c’est une histoire. Un siècle d’innovation Européenne et un environnement de travail où des experts conçoivent des solutions numériques puissantes, durables et souveraines, permettant aux États et aux industries…

Data Science FPGA Git HPC Python +4 skills

Ingénieur développement FPGA Senior H/F

Bienvenue chez Eviden, là où l’avenir du numérique prend vie ! Avec 1 milliard d’euros de chiffre d’affaires annuel, Eviden est la branche du Groupe Atos pour les produits logiciels et matériels. Acteur clé de la tech…

Ethernet FPGA Linux PCIe Verilog +1 skills

Ingeniero/a de Pruebas/Validación - FPGA

En CAF Signalling conectamos a las personas de una manera segura, rápida y cómoda para promover una movilidad sostenible a cualquier distancia. ¡En CAF Signalling estamos creando un equipo extraordinario! Si te…

jobs.ametek.com

Intern- Intergrated Product Services Design

InternshipIntern

Position Summary: This position will report to the Director, Integrated Product Services. This position will involve all phases of a design project, including specification and architectural design, detailed circuit…

Automation C Cmos Oscilloscope Python +2 skills

jobs.hii-tsd.com

Software Engineer (SkillBridge Intern) - 23875

InternshipIntern

Requisition Number: 23875 Required Travel: 0 - 10% Employment Type: Temporary Worker Anticipated Salary Range: $0.00 - $0.00 Security Clearance: Ability to Obtain Level of Experience: Intern This opportunity resides…

AI C++ Cybersecurity Embedded Systems FPGA +7 skills

jobs.hii-tsd.com

Firmware Engineer

North AmericaFull-time

Requisition Number: 29339 Required Travel: 0 - 10% Employment Type: Full Time/Salaried/Exempt Anticipated Salary Range: $74,485.00 - $241,962.00 Security Clearance: Ability to Obtain Level of Experience: Mid This…

Agile AI C++ Cybersecurity Design Patterns +12 skills

jobs.hii-tsd.com

Software Engineer

North AmericaFull-time

Requisition Number: 29340 Required Travel: 0 - 10% Employment Type: Full Time/Salaried/Exempt Anticipated Salary Range: $74,485.00 - $241,962.00 Security Clearance: Ability to Obtain Level of Experience: Mid This…

Agile AI C++ Cybersecurity Design Patterns +12 skills

jobs.hii-tsd.com

Mission Software Engineer

North AmericaFull-time

Requisition Number: 29336 Required Travel: 0 - 10% Employment Type: Full Time/Salaried/Exempt Anticipated Salary Range: $74,485.00 - $241,962.00 Security Clearance: Ability to Obtain Level of Experience: Mid This…

Agile AI C++ Cybersecurity Design Patterns +12 skills