Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Design next-gen SoCs for autonomous vehicles, defining hardware specs and RTL while optimizing performance, power, and latency for Waymo’s compute platform.
Designs high-performance ML ASICs for autonomous driving, translating requirements into hardware features and optimizing power, area, and performance.
Designs and implements RTL for the FPGA configuration controller in AMD's Adaptive SoCs, owning specs and driving blocks from concept through production silicon — coding, lint/CDC, synthesis, timing, verification, DFT, and physical design integration — using Verilog/SystemVerilog, AMBA interconnects, and standard ASIC CAD tools.
Senior FPGA Verification Engineer develops and maintains advanced UVM/SystemVerilog test benches for quantum control systems, ensuring reliability and performance through constrained-random testing, coverage analysis, and CI pipelines.
Senior SoC modeling engineer at AWS's Annapurna Labs building C++ and SystemC functional models of custom machine-learning accelerator chips. Day to day: own model architecture, integration, testing, and debugging, build customer tooling, and collaborate with architecture, RTL, verification, and software teams. Based in Cupertino, CA or Austin, TX.
A consultancy is hiring an experienced FPGA / Digital Design Engineer in Sweden (on-site/hybrid) to design high-speed, multi-clock FPGA systems: writing RTL in VHDL/SystemVerilog, handling clock domain crossings, and implementing designs with Xilinx Vivado and Intel Quartus across the full FPGA lifecycle.
Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't…
ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies…
A senior ASIC design engineer who designs, verifies, brings up, and debugs digital subsystems in electro-optical SoCs for Ayar Labs' co-packaged optics that move data for AI systems. Day to day: RTL in Verilog/SystemVerilog, testbenches, timing constraints and documentation, and Python-driven silicon bring-up.
Ayar Labs is hiring a hands-on ASIC engineer to design, verify, and bring up digital subsystems in electro-optical SoCs for its co-packaged optics products that move AI data over light. Day to day this means writing Verilog/SystemVerilog RTL, building testbenches, defining timing constraints, and debugging custom silicon with Python and firmware.
Sr. Staff Engineer designing and debugging digital subsystems for Ayar Labs' electro-optical ASICs (co-packaged optics that move AI data over light). Day to day: writing RTL in Verilog/SystemVerilog, building testbenches, defining timing constraints, and doing silicon bring-up/debug with Python, C/C++, and firmware — on-site in San Jose.
Responsibilities: Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs. Integrate and validate IP blocks within the larger system, ensuring…
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and integration of digital systems in TetraMem’s AI accelerators. You’ll contribute to RTL design, simulations, and…
Responsibilities: Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs Integrate and validate IP blocks within the larger system, ensuring seamless…
For over 20 years IC Enable has successfully provided design IP, IC products, services and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus…
IC Enable is seeking an experienced RTL Design Engineer to support digital IC development from architecture through implementation. This role is ideal for an engineer with strong Verilog/SystemVerilog RTL design…
For more than 20 years, IC Enable has delivered world-class design IP, semiconductor products, engineering services, and platform solutions to customers ranging from innovative startups to Fortune 50 companies. Our…
LHP Engineering Solutions is a Functional Safety global leader committed to creating safe transportation with developing technologies such as Electric Vehicles, Advance Driver Assistance Systems. At LHP we ensure…
We couldn't check your fit for this role — add a CV to your profile to see it next time.