Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before…
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative…
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. At Cadence, we hire and…
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities Responsible for scheduling, designing, developing, and supporting IP models of system…
Develops FPGA-based trading solutions like nxFeed and nxAccess, writing VHDL, running simulations, and optimizing hardware performance within a mixed software-hardware team.
Lead the physical design of next-generation AI chips in London, optimizing performance, power, and area using EDA tools like Cadence Innovus and Synopsys Fusion Compiler.
Leads the physical design of next-generation AI chips in Bristol, optimizing performance, power, and area using EDA tools like Cadence Innovus and Synopsys Fusion Compiler.
Designs high-performance, power-efficient digital chips for AI inference at Fractile, focusing on RTL development and cross-functional collaboration.
Our Chip Design team is growing! Join our high-end product design team and help shape the next generation of advanced semiconductor solutions. About Nuvoton Technology Israel (NTIL) Nuvoton Technology Israel has been…
Designs and verifies high-performance RTL for Google's TPU inter-chip interconnects, focusing on ASIC/SoC hardware for AI and networking accelerators in data centers.
Designs and integrates RISC-V CPU cores with custom extensions for ASIC chips in Bitcoin mining and AI cloud hardware, using Verilog/SystemVerilog and collaborating with cross-functional teams.
Designs and integrates high-performance networking IP blocks for data center solutions, collaborating with architecture and physical design teams to ensure first-pass silicon success.
Lead the architecture of I/O subsystems for next-gen SoCs, focusing on PCIe, CXL, UAL, and DMA technologies in embedded and adaptive computing environments.
Designs and implements RTL (Verilog HDL) for ASIC chips, including microarchitecture, IP integration, and collaboration with verification/implementation teams for tape-out.
Hardware Robustness for SMI Register Interfaces in Automotive PHY Chips Duration : 6 months Location : Eindhoven, Netherlands (hybrid) Background and Motivation Automotive PHY devices expose their configuration and…
Validates power performance of custom AI/ML accelerators for AWS, measuring silicon power domains, DVFS flows, and dynamic workloads to ensure production readiness at cloud scale.
Principal Engineer designs and leads ASIC SoC development for memory/storage products, owning RTL design, integration, and post-silicon debug while collaborating with global teams.
About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI,…
We couldn't check your fit for this role — add a CV to your profile to see it next time.
