Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Lattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers.…
Alternate Job Titles Design Verification Engineer Digital Verification Engineer RTL Verification Engineer IP Verification Engineer We Are Synopsys is the leader in engineering solutions from silicon to systems,…
Join Solidigm’s visionary Design Engineering Team as a 3D NAND IP Logic Design Engineer and help shape the future of memory technology. Job responsibilities include, but not limited to: Architect, design, and verify…
Leads a team designing high-performance, low-power System-on-Chip (SOC) components using Verilog/System Verilog, UPF, and industry-standard EDA tools.
RTL/SOC integration design engineer at AMD Hyderabad, responsible for ASIC design in sub-20nm nodes using Verilog/SystemVerilog, timing analysis, low-power design, and SOC verification tools.
The Senior ASIC Design Engineer will architect and design high-performance networking ASICs, focusing on micro-architecture, logic design, and power optimization. The role involves collaborating with verification and physical design teams to ensure successful implementation and timing closure.
The Senior ASIC Design Engineer will architect and design high-performance networking ASIC blocks, focusing on micro-architecture, logic design, and power efficiency. The role involves collaborating with verification and physical design teams to ensure successful implementation and timing closure.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position Overview As a Senior Principal Design Engineer, you will be responsible for the design,…
The ASIC Design Engineer 2 will work on high-speed networking chips, handling tasks from functional specification to final netlist. The role involves RTL coding, timing closure, and debugging using System Verilog and state-of-the-art EDA tools.
The ASIC Design Engineer 2 will contribute to the development of high-speed networking chips by performing RTL coding, micro-architecture specification, and timing closure. This role involves working with state-of-the-art EDA tools to design and debug complex silicon modules for routers and switches.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Profile Role Title Lead Design Engineer, SoC / Subsystem / IP Design Experience 4to 18 years…
Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: Accelerating the Future of CPU Design Why This Role Exists: The complexity of modern CPU…
Seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team,…
About the role We are looking for an experienced DFT Architect to lead Design-for-Test strategy, architecture definition, and implementation for complex ASIC/SOC designs across advanced technology nodes. The ideal…
Senior FPGA Engineer leading RTL design and FPGA development for spaceborne radar systems, working with Verilog/VHDL, synthesis, place-and-route, and timing analysis on FPGA/SoC platforms.
As a Silicon Validation/Emulation Design Engineer, you will work in a team developing Wireless SoCs with custom hardware accelerators, as well as multiple ARM-based sub-systems. You will be a key contributor in our…
Designs and optimizes next-gen NAND Flash storage systems using FPGA architectures, focusing on RTL development, IP integration, and system validation for high-performance digital solutions.
Staff Digital Design Engineer responsible for all aspects of digital design in 3D NAND Flash memory, including micro architecture, RTL design in Verilog, verification, synthesis, DFT, and timing analysis from RTL to GDSII.
ASIC chip design intern in NVIDIA's Switch Silicon group, working on full-chip design flow automation, verification test facilities, and collaboration across architecture and firmware teams.
Come join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the…
We couldn't check your fit for this role — add a CV to your profile to see it next time.
