Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Application close date: Applications will be accepted on an ongoing basis until the requisition is closed. At Blue Origin, we envision millions of people living and working in space for the benefit of Earth. We’re…
Job Details: Job Description: The Role Join Intel's CPU design team and help develop the processors that power the next generation of computing. As a CPU RTL Design Engineer, you will contribute to the logic…
Job Details: Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and…
Job Details: Job Description: Altera is hiring a FPGA IP Design Engineer - Intern! As modern FPGAs become increasingly like a SoC, Altera's IP Systems and Solutions Engineering (IPSS) team develops comprehensive…
Designs, develops, and tests FPGAs for SpaceX's Starshield satellite constellation, covering safety-critical logic, sensors, cryptography, and RF/optical communications. Work spans the full FPGA lifecycle using Verilog/SystemVerilog/VHDL, Xilinx SoC platforms, and high-speed serial and networking interfaces, with Top Secret clearance eligibility required.
A hands-on IC role designing, integrating, and signing off RTL for blocks across an ultra-low-power RISC-V SoC — compute-fabric interconnect, memory interfaces, low-power/always-on logic, and peripherals — from microarchitecture spec through synthesis, timing closure, and tapeout. Core tech: SystemVerilog, CDC/LEC, SDC/STA, UPF low-power flows.
Fully remote FPGA engineer at ALTEN Technology USA who designs, verifies, and integrates FPGA-based digital systems for aerospace and medical-device programs, owning the full lifecycle from RTL development to lab bring-up using VHDL/Verilog/SystemVerilog and tools like Vivado, Quartus, and Libero. Open to US persons only.
Designs FPGA digital logic for a client project: writing RTL in SystemVerilog and working with digital logic design, using tools like Vivado and VCS. Requires a B.Sc. in Electrical/Computer Engineering and 4+ years of professional experience. Remote-friendly role based in Warsaw, Poland.
Fractile is hiring a Senior Processor Architect in Bristol to define the architecture of its AI compute engines — ISAs, execution units, memory hierarchies and interconnects — with hands-on performance modelling, spec writing, and pre/post-silicon validation alongside design, verification and physical design teams.
Quantum Machines is hiring a Micro-Architect in Tel Aviv to define and implement the micro-architecture of advanced digital logic components for its quantum computing control systems, taking designs from concept through high-quality RTL. The role centers on RTL design, architectural trade-offs, and performance/area optimization.
The Consumer Product Manager at Soum oversees the end-to-end buyer and seller journeys for a Saudi-based marketplace specializing in used electronics and cars. The role involves optimizing conversion funnels, designing trust-building features, and managing product roadmaps using data-driven insights from tools like Amplitude and Mixpanel in an agile environment.
Designs and owns the RTL for AI accelerator blocks, from microarchitecture to tape-out, focusing on high-frequency datapaths and PPA trade-offs.
Senior silicon design engineer on AMD's I/O IP team, developing Verilog RTL for host controller IP supporting next-gen high-speed I/O technologies (up to 40 Gb/s, e.g. USB4/Thunderbolt). Day-to-day involves designing reusable, functionally correct IP blocks, solving complex technical problems, and mentoring junior engineers.
The candidate is expected to be responsible for following tasks: Participate in complex Chip DFT/DFD feature and architecture definition Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test…
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Minimum 2 to 4 years of work experience in ASIC RTL Design Experience in Logic…
Job Details: Job Description: GPU Senior Logic Design Engineer: Develop logic design, generate/write Register Transfer Level (RTL) code, and perform simulation for Media IP components. This includes generating…
Job Details: Job Description: Intel is seeking an experienced Logic Design engineer for the Intel Chassis Group, which is chartered to deliver the chassis for SoCs within Intel. The role involves logic design of…
Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment,…
Staff Engineer, Design Verification - High-Speed Interface IP We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver…
We couldn't check your fit for this role — add a CV to your profile to see it next time.