Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Job Overview: The Physical IP Division in Arm creates Memory IPs which are extensively used by thousands of SoC designers around the world to design groundbreaking chips. We are currently developing memory fast cache…
Job Details: Job Description: The Opportunity For nearly a decade, Intel's Neuromorphic Computing Lab-together with a global ecosystem of 250+ research groups-has explored architectures, algorithms, and software…
ARC Support Engineer - L3 ( Routing ) This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
By submitting your resume, you’re expressing interest in our 2027 RDSS ( Research and Development Substitute Services) program. Please confirm your eligibility with the local district office before applying for the…
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 30 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping…
About the role: As a Principal DevOps Engineer focused on Vulnerability Remediation within Infrastructure Engineering and Cloud Operations (IECO), you will contribute to the development of our solution delivery…
About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI,…
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative…
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence Design Systems Inc. is looking for a motivated Lead Software Engineer: Hardware Verification R&D…
Designs, verifies, and tests FPGA-based RTL for satellite systems, collaborating with hardware, software, and DSP teams to meet performance and radiation-mitigation requirements.
Designs and develops ASICs for optical transceivers in next-gen optical modems, focusing on HDL-based digital circuit implementation, synthesis, timing analysis, and RTL verification.
Job Title: Teamcenter Integration Architect Location: Across Infosys DC in USA (Hybrid) Duration: 12 Months Mandatory Skills: Teamcenter CAD integration, Teamcenter Active Integration Gateway product Experience (T4EA ,…
This role involves managing the physical design and implementation of complex system-on-chips (SoCs) for Google's custom silicon hardware. The engineer will utilize RTL-to-GDSII flows, advanced node optimization techniques, and Synopsys tools to support Google's AI and infrastructure initiatives.
CONTEXTE Pour accompagner la croissance de notre équipe spécialisée Customer Experience, nous recherchons notre futur Sales Specialist Salesforce F/H Nous développons pour nos clients des solutions sur-mesure dédiées à…
The Design for Test (DFT) Engineer will develop and implement testing strategies for custom silicon solutions, including ASICs, to ensure high-quality production. The role involves managing end-to-end test vectors, performing ATPG, and collaborating with cross-functional teams to verify designs at both RTL and gate levels.
Senior FPGA engineer implementing digital signal processing for software-defined radios on Zynq UltraScale+ MPSoC, using MATLAB/Simulink, VHDL/Verilog, and Xilinx Vivado in a hybrid role based in Boston or Scottsdale.
This role involves defining and implementing physical design static timing analysis (STA) methodologies for custom silicon solutions. The engineer will own timing closure for design partitions and contribute to design methodology and constraints definition.
STA/Timing Silicon Design Engineer responsible for developing multi-mode/multi-corner SDC constraints, driving timing signoff and closure for chips/subsystems, and generating timing ECOs using EDA tools and TCL scripting.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
