Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Designs and validates advanced analog mixed-signal circuits for next-gen High Bandwidth Memory (HBM) chips, including amplifiers, bandgap references, and IO circuits, using SPICE simulators and layout tools.
Designs and automates AI/ML-driven tools to optimize ASIC chip development for automotive processors and microcontrollers, using Python/C++ and advanced ML techniques.
Leads the design and integration of digital subsystems for Automotive Ethernet PHY products, including PCS logic, safety mechanisms, and system-level validation in a semiconductor environment.
Design verification engineer building and running UVM/SystemVerilog testbenches for AR display ICs using Siemens Questa, plus coverage closure and automation in Linux.
Designs and debugs test logic for ASIC/SoC chips, inserting scan chains and MBIST, and generating ATPG patterns to ensure manufacturability and high fault coverage.
Lead hardware emulation and FPGA prototyping for semiconductor customers, designing advanced verification solutions for high-speed protocols like PCIe and CXL.
Manage CAD flow development and ESD design methodology, integrating ESD protection into electronic designs and leading teams to ensure compliance and efficiency using tools like Cadence Virtuoso and Synopsys Primetime.
Designs and verifies ASIC/FPGA digital architectures and RTL code for defense systems, integrating and testing FPGA modules in a lab using industry-standard tools.
Designs and verifies FPGA hardware using VHDL/Verilog/SystemVerilog, UVM testbenches, and Xilinx tools, while guiding a remote verification team on DO-254 processes.
Note: This position is posted for Markham, but it is open to candidates across Canada, including Mississauga, Nepean, and Ottawa. The role can be hybrid or fully remote depending on your location and preference. We Are…
Senior Principal Engineer SoC Design Location: Pune Time Type: Full time Job Description Summary: We are seeking a highly experienced System-on-Chip (SoC) Designer with 15+ years of expertise to lead architecture and…
Senior Lead Emulation / FPGA Prototyping Engineer Location: Pune Time Type: Full time Job Description Role Summary: We are seeking a skilled and motivated FPGA Prototyping/Emulation Engineer to join our hardware design…
Senior Digital ASIC Design Engineer Location: Upton, NY Time Type: Full time Job Description The mission of the Instrumentation Division is to develop state-of-the-art instrumentation required for experimental research…
Senior Engineer, Digital Design Engineering Location: Spain, Valencia, Cortes Valencianas, Italy, Catania, Ireland, Cork Time Type: Full time Job Description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is…
Staff System Architecture and Design Engineer Location: US, CA, San Jose, Rio Robles Time Type: Full time Job Description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that…
Staff System Architecture and Design Engineer Location: US, NC, Durham, US, MA, Wilmington Time Type: Full time Job Description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader…
Designs and verifies digital circuits for FPGA and ASIC implementations, coding HDL modules and collaborating with cross-functional teams to meet performance and reliability targets.
Leads the design and deployment of networking IP blocks for Google Cloud's custom silicon, using ASIC/SoC methodologies and RTL coding (Verilog/SystemVerilog/VHDL) to deliver high-performance, low-latency hardware solutions.
Leads a hardware design team developing 5G baseband IP for satellite-based base stations, focusing on power efficiency and delivery of Layer 1 IP using RTL, FPGA, and ASIC techniques.
Designs and implements FPGA/ASIC hardware for satellite-based 5G base stations, focusing on signal processing and power efficiency using Verilog/SystemVerilog and EDA tools.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
