The System Architect Verification Engineer develops behavioral models and testbenches in System Verilog and RTL to validate optical engine control algorithms and hardware bring-up sequences before silicon production. This role involves close collaboration with ASIC and firmware teams to ensure system accuracy through pre-silicon simulation and regression testing.
Sign in to see your match