Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
At least 7 years of experience in RTL Design verification of SoCs (VHDL, Verilog, System Verilog). At least 2 years of experience in PCIe Logical Phy and PIPE interface pre-silicon verification. Creating System Verilog…
In this role, you will anchor the engagement effort for assignments, all the way from business process consulting and problem definition to solution design, development and deployment. You will be pivotal to problem…
Candidate will be responsible for executing field tests on the latest test devices and software, troubleshooting issues found, collecting Key Performance Indicators. The effort will involve multimode operations,…
At least 10 years of experience in VLSI/ASIC Design. At least 9 years of experience in Netlist-GDS flow with Synthesis, Layout (Floorplan, Place and Route, clock tree synthesis), Static Timing Analysis, Formal…
Location: San Jose,California,United States Core Responsibilities: As a DDR Applications Engineer you will be involved with customer interfacing on all phases of phy and controller design of high performance ddr…
Hardware engineers - ASIC Design and ASIC Design Verification role (3 Positions)
We couldn't check your fit for this role — add a CV to your profile to see it next time.