Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
At least 7 years of experience in RTL Design verification of SoCs (VHDL, Verilog, System Verilog). At least 2 years of experience in PCIe Logical Phy and PIPE interface pre-silicon verification. Creating System Verilog…
In this role, you will anchor the engagement effort for assignments, all the way from business process consulting and problem definition to solution design, development and deployment. You will be pivotal to problem…
Job Title: FPGA Engineers Location: Austin, TX / Santa Clara Duration: Contract Job Description: · BSEE or MSEE with 4+ years of experience · Has relevant project experience in logic design, SoC architecture, RTL…
Position: FPGA/RTL Design Engineer – III Location: Hillsboro, OR Duration: 4 + Months Job Description: This is a senior RTL design engineer position. Primary responsibilities include: •Working with IP designers and DFx…
Location: San Jose,California,United States Core Responsibilities: As a DDR Applications Engineer you will be involved with customer interfacing on all phases of phy and controller design of high performance ddr…
We couldn't check your fit for this role — add a CV to your profile to see it next time.