Senior ASIC front-end design engineer at Ethernovia owning all aspects of digital SoC design — micro-architecture, RTL, verification, synthesis, CDC, LEC and STA — for advanced automotive Ethernet networking chips. Hybrid role in San Jose, working with architecture, software and verification teams to take high-performance custom silicon from spec to silicon.
Sign in to see your match