Modernize Chip Solutions — 2 open jobs

2 jobs

Posted Sort

2 jobs Posted Sort

Modernize Chip Solutions

14 hours ago

Senior Design Verification Engineer

NewBe an early applicant On-siteAPACSenior

India

Senior design verification engineer (6+ years) in Bengaluru doing digital/SoC verification of chips using SystemVerilog/UVM, with hands-on PCIe and/or UCIe protocol work plus C/C++ programming. Day to day involves building test plans and reusable test cases, running coverage and regressions, and debugging complex verification issues.

C++ PCIe SystemVerilog Uvm

Apply

Modernize Chip Solutions

yesterday

FPGA Engineer - ASIC Prototyping & Emulation

NewBe an early applicant On-siteAPAC

India

Ports ASIC RTL designs onto FPGA prototypes for pre-silicon emulation: refactoring clock/memory/analog blocks, running synthesis, place-and-route and timing closure in Xilinx Vivado, Intel Quartus or Synopsys ProtoCompiler, performing SpyGlass CDC sign-off, and bringing up boards with JTAG/logic analyzers while integrating PCIe, AXI, Ethernet and DDR interfaces.

Embedded Systems Ethernet FPGA I2c JTAG +8 skills

Apply