Skip to content

Search jobs inside your AI agent. ClaudeChatGPTCursorGrok Bot

Connect

Velaura AI, Inc.

Jobs Hiring Closed Discussion

Open positions

5 jobs
Velaura AI, Inc.
yesterday

Senior Engineer CAD Pre Silicon Front End

NewBe an early applicant On-siteAPACSenior
India

You will own front-end automation from RTL entry through DFT and implementation handoff. You will maintain design, verification, emulation, and FPGA prototyping flows; build AI-assisted tools; manage tool availability;…

AI Automation CAD Distributed Computing FPGA +6 skills
 Sign in to see your match
Velaura AI, Inc.
13 views last week

Senior Design Verification Engineer

On-siteAPACSenior
India

Develops and executes verification strategies and environments for complex SoC hardware — building UVM/SystemVerilog testbenches, assertions, formal and emulation flows, verifying compute, memory, and interconnect blocks, and supporting emulation, FPGA prototyping, pre-silicon bring-up, and post-silicon debug.

C++ FPGA Prototyping QoS Root Cause Analysis +2 skills
 Sign in to see your match
Velaura AI, Inc.
4 views last month

Senior Engineer CAD Pre-Silicon Front End

Open 39d On-siteNorth AmericaSenior
United States

You will own RTL, register-generation, design-verification, emulation, and FPGA-prototyping flows. You will build AI-assisted tooling, maintain reliable engineering workflows, improve productivity, and partner on DFT…

AI CAD FPGA Grafana Linux +5 skills
 Sign in to see your match
Velaura AI, Inc.
12 views 2 months ago

Senior Design Verification Engineer – Physical AI Compute

Open 69d On-siteNorth AmericaSenior
United States

Design and execute verification plans for a Physical AI SoC using SystemVerilog/UVM, C/C++, assertions, and emulation to validate compute engines, memory, and interconnects.

AI Automation C++ Firmware FPGA +7 skills
 Sign in to see your match
Velaura AI, Inc.
18 views 3 months ago

DFT Engineer Architect Manager Senior Manager

Open 77d On-siteAPAC, North AmericaSenior

Lead DFT architecture and implementation for AI ASIC/SoC designs, including scan, BIST, ATPG, and post-silicon debug, while mentoring engineers and improving test flows.

Automation JTAG
Sign in to see your match