CPU Platform Design Engineer

1. CPU system design and performance analysis
2. System bus architecture and integration
3. IP and system verification
4. Debug Architecture related IP design and integration

Requirements

1. HDL languages (such as Verilog or VHDL) and verification languages (such as SystemVerilog, UVM).
2. Experienced in Pre-silicon signoff and Post-silicon verification and debugging.
3. Experienced in CPU system design (ARM based is better)
4. Experienced in SoC system design and silicon verification
Education: Master's Degree