FPGA Design Engineer

We are building the next generation of distributed, ultra-low latency control stacks for massive-scale compute architectures. Our technology powers world-class research facilities and industrial systems globally, pushing the absolute limits of synchronization, high-frequency analog interfacing, and real-time data processing.

Imagine orchestrating thousands of parallel, interconnected nodes with nanosecond-level deterministic synchronization and all-to-all connectivity. If you want to solve the ultimate design and verification scaling challenges at the physical-to-digital frontier, this is where you belong.

You will collaborate daily with electrical engineers, embedded software teams, and domain scientists. We value extreme ownership; you’ll have a direct hand in shaping architecture, influencing high-level technical decisions, and constantly injecting new methodologies from the ASIC/FPGA industry into our stack.

Your Role:

• Architect & Implement: Translate complex, high-throughput requirements into robust VHDL designs.

• Verify at Scale: Author self-checking testbenches at the module level and contribute to scaling our top-level UVM verification environments.

• Integrate & Optimize: Dig into internal and third-party vendor documentation (advanced FPGAs, high-speed ASICs) to optimize hardware-software boundaries.

• Collaborate & Mentor: Act as a technical sparring partner to a diverse digital design and embedded team, proactively pitching architectural improvements.

What You Bring:

• 4+ years of experience shipping complex designs in a fast-paced, cutting-edge R&D environment.

• Deep mastery of VHDL and the Xilinx Vivado or Intel Quartus toolchains.

• Hands-on experience with high-end simulation platforms (e.g., QuestaSim).

• Strong grasp of processor and bus-system architectures (e.g., AMBA AXI, Avalon).

• Fluent with Git and scripting for automation (Python, Tcl, Shell).

• Hands-on experience with Xilinx Zynq / UltraScale+ / RFSoC architectures.

• Familiarity with (System)Verilog and advanced verification frameworks (UVM, OSVVM, Cocotb).

• A track record of conquering complex timing closure issues.

• Background in DSP, microarchitecture design, or C/C++ / Linux kernel development.

• Exposure to cryogenic, RF, or advanced physics control instrumentation.