Lead FPGA System Design Engineer

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

Lead FPGA System Design Engineer

THE ROLE:

We are looking for a dynamic, energetic Lead / Senior Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry leading technologies to market. The Systems Design Engineering team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON:

As a Systems Design Engineer, you will drive balanced, scalable, and automated solutions. In this high visibility position, your software systems engineering expertise will be necessary towards product development, definition, and root cause resolution.

KEY RESPONSIBILITIES:

• Driving technical innovation to improve AMD’s capabilities across validation, including tool and script development, technical and procedural methodology enhancement, and various internal and Cross-functional technical initiatives.
• FPGA based hardware system design.
• Application development with different protocols such as HDMI, MIPI, PCIe, Ethernet and SDI.
• RTL Coding and System level simulation.
• Work closely with the team and cross site stakeholders to understand the requirements and deliverables.
• Research on key algorithms of deep learning such as CNN, LSTM etc. (including various network architectures and applications).
• Be part of a team focused on development of AMD UltraScale+ MPSoC and Versal solutions.
• Coding/supporting in HLS Implementation of Optimized algorithms.
• Interact with multiple teams across AMD for efficient system level debug.

PREFERRED EXPERIENCE:

• 9+ Years of Experience in FPGA based System design and Application development in Embedded and Multimedia/Ethernet Domain
• Experience in RTL IP development, system level verification, validation and debugging.
• Good understanding and proven track record of designing leading edge standard interfaces like HDMI, MIPI, PCIe & Ethernet.
• Experience with Linux based embedded solutions development is preferred.
• Good understanding of system design aspects and its impact on performance and throughput
• Experience with HLS based implementation is preferred.
• Experience with C++ and python is an addition.
• Familiarity with electrical challenges w.r.t high speed link design & testing on-board.
• Strong oral and written communication skills are essential.

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in electrical or computer engineering

#LI-PK1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.