Physical Design Engineer
Summary
The Physical Design Engineer is responsible for the end-to-end implementation of chip designs, from netlist to GDSII, including floor planning, timing signoff, and clock tree synthesis. The role requires expertise in industry-standard EDA tools like Synopsys ICC/ICC2 or Cadence Innovus and experience with advanced process nodes.
Netlist to GDSII at block level, Subsystem Level and at Full chip.
• Worked on multiple tapeouts on Netlist to GDSII
• Hierarchical partitioning and budgeting of block-level subsystems.
• Implementation of high performance (HP) cores, low power designs
• Node experience upto 7nm, 10nm, 14nm, 28nm.
• Timing Signoff in loop through STA and ECO cycle at block and at interface.
• Block level floor planning, power planning and IR drop analysis.
• Scan chain reordering / Scan Chain repartitioning
• CTS expertise and clock tree constraints creation for meeting specifications
• MMMC optimization at Block and Sub-System Level
• Timing closure with Crosstalk and AOCV / POCV
• TCL scripting to fundamentally understand tool usage.
MANDATORY EDA SKILLS
• PnR tools such as Synopsys ICC/ICC2 and/or Cadence Innovus