數位IC 設計_工程師/主管 | FC02014350

RTL、FPGA、SystemVerilog
負責 Display Port IP 規劃與設計
工作內容:
 Display port IP leader
 Display port IP architecture definition
 RTL design and functional verification
 FPGA verification
 Synthesis and static timing analysis