Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Description Seeking an experienced Analog design engineer developing complex mixed-signal ICs for EVs, Industrial Control, Industrial Power, Isolation, and other Infrastructure applications. This role will be part of…
pSemi Corporation is a Murata company driving semiconductor integration. pSemi builds on Peregrine Semiconductor’s 30-year legacy of technology advancements and strong IP portfolio but with a new mission—to enhance…
Associate FPGA Engineer in Clarksburg, MD developing Verilog/VHDL FPGA modules (RTL design, simulation, test benches) for advanced defense communication systems. You'll integrate designs with embedded software/hardware, debug timing and signal processing in the lab, and work in Agile/SCRUM teams at Thales Defense & Security.
Senior FPGA Firmware Engineer at ST Engineering in Jurong East, Singapore, developing waveform processing systems for the Defence sector: implementing FPGA firmware modules and device drivers in VHDL/Verilog, running RTL simulations, and debugging HW/FW/SW integration across FPGA, DSP, and RF interfaces. Onsite role open to Singaporeans only.
A junior design verification and FPGA prototyping role at Capgemini Engineering in Kyiv: modeling image/audio processing algorithms in Python, implementing RTL in SystemVerilog, building FPGA debug environments on a Zybo Z7 board, and developing SV-based and UVM verification environments.
Qorvo is hiring a Principal Digital IC Design Engineer in Richardson, TX to lead full-flow ASIC development — from architecture and RTL (SystemVerilog) through synthesis, place & route, STA, physical verification, and silicon bring-up — using Synopsys/Cadence EDA toolchains and Python/TCL scripting.
A six-month onsite engineering co-op (January–June 2027) at Skyworks Solutions in Cedar Rapids, IA, where a student works alongside digital, verification, and RF engineers on digital IC blocks for RF front-end modules — writing RTL (VHDL/Verilog/SystemVerilog), simulating with Cadence Xcelium/Synopsys VCS, building Python automation, and supporting lab testing.
We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works…
We are looking for a Senior Engineer (FPGA) to join a Radio & Communications division and play a key role in the design, architecture, and development of advanced communication systems. This role focuses on…
The Wireless Systems Engineer will develop and implement algorithms for satellite-to-Bluetooth connectivity, focusing on system-level design, modeling, and simulation. The role involves cross-functional collaboration to build a global IoT network using off-the-shelf Bluetooth chips.
Designs and verifies digital controllers for high-performance ADC/DAC data converters: Verilog RTL coding, behavioral modeling, and testbenches, plus support for synthesis, timing closure, and place-and-route in advanced CMOS. Requires 2+ years in digital/mixed-signal IC development; based in Bengaluru.
Leads high-speed evaluation board development end to end for Omni Design's semiconductor IP — spec, schematic capture, PCB layout, bring-up, and bench debug. Lab-heavy role: RF signal paths up to 64 GHz, ADC/DAC characterization, BERT/oscilloscope testing, S-parameter validation, and FPGA/MCU integration.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
