Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Lead a team to design and deliver embedded memory compilers (SRAM, ROM, register files, DPRAM) across process nodes, setting technical direction and driving PPA optimization while serving as the senior technical voice in customer engagements.
Lead the design of Cerebras' next-generation AI chips, focusing on high-performance RTL development and integration while collaborating with cross-functional teams and external ASIC vendors.
Lead a team designing next-generation HBM SoC logic dies for AI/ML, driving architecture, RTL implementation, and integration while optimizing performance, power, and area.
Design Verification Engineer at NXP Semiconductors in Catania; builds and runs UVM/SystemVerilog test benches to validate complex semiconductor designs.
Junior engineer verifying semiconductor designs using SystemVerilog, UVM, and simulation tools to ensure functional correctness and reliability.
DMTS, DRAM Systems Location: San Jose, CA, Folsom, CA Time Type: Full time Job Description Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in…
Design-for-Test Engineer at NVIDIA develops test architectures and methodologies for complex semiconductor chips, including scan compression, memory/IO BIST, and post-silicon validation.
Разрабатывает цифровые алгоритмы обработки сигналов для ПЛИС Xilinx на SystemVerilog, переносит их из Matlab и оптимизирует под высокоскоростные интерфейсы.
Develops the operating system and software stack that powers custom trading hardware, integrating low-level hardware with Python, C/C++, and embedded systems.
Designs and develops FPGA-based hardware solutions for aerospace/space equipment using VHDL, ensuring compliance with strict space industry constraints like radiation resistance and thermal management. Leads technical trade-offs, algorithm-to-hardware translation, and full lifecycle validation (simulation, synthesis, P&R, testing).
Develop and verify complex SoC FPGAs for high-data-rate networking or DSP applications using VHDL, Verilog, and Xilinx tools, while collaborating on hardware/software co-design.
Designs and implements advanced chip pad rings and package layouts for AI hardware, collaborating with cross-functional engineering teams to optimize electrical performance.
Salary: Competitive Remuneration About the Company: Our client is an industry-leader producing solutions across various development areas, including networking, and wireless technology. Their commitment to advancement…
Position Summary: Work as plant HR BP on planning, execution and development. Provide professional HR consultancy and solutions to support business strategies, drive organizational development and a high-performance…
Lead full-stack developer building a healthcare data platform for oncology research using Java/Spring, Angular, Elasticsearch, and AI tools to process unstructured medical data and enable cohort discovery.
Architect full-stack Java/Angular solutions for a health-data platform used in cancer research, integrating search engines, NLP, and AI to help clinicians explore patient data and build research cohorts.
Designs digital SoC/ASIC IP blocks and subsystems for automotive electronics, writing RTL in Verilog/VHDL and guiding physical implementation and verification flows.
Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated…
Introduction EdgeCortix is hiring for a field application engineer position to join our Tokyo/Kanagawa based team and drive support of pre-sales and post-sales activities related to our artificial intelligence (AI)…
Designs and implements ASIC physical design flows (RTL-to-GDS) using AI-assisted EDA tools, focusing on synthesis, timing closure, and tape-out verification.
We couldn't check your fit for this role — add a CV to your profile to see it next time.