Skip to content

Search jobs inside your AI agent. ClaudeChatGPTCursorGrok Bot

Connect

Tech jobs

Job listings

2.5K jobs
Astera Labs
14 views last month

Technical Lead Physical Design Engineer

Open 116d On-siteNorth AmericaLead H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.Canada LMIA employer — This employer was issued a positive Labour Market Impact Assessment by Employment and Social Development Canada in the last four quarters, through the High Wage, Global Talent or Permanent Resident streams. The approval belongs to the employer and is not a commitment to sponsor this role.
Canada

Leads timing closure and sign-off for high-speed connectivity ASICs at Astera Labs, using advanced STA tools and methodologies for 7nm+ SoCs in AI infrastructure.

AI Automation CAD Cloud Ethernet +9 skills
140K – 180K CAD
 Sign in to see your match
Astera Labs
10 views last month

STA Physical Design Engineer, Senior Principal

Open 54d On-siteNorth AmericaPrincipal H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.Canada LMIA employer — This employer was issued a positive Labour Market Impact Assessment by Employment and Social Development Canada in the last four quarters, through the High Wage, Global Talent or Permanent Resident streams. The approval belongs to the employer and is not a commitment to sponsor this role.
United States

Senior principal physical design/STA engineer who owns RTL-to-GDS delivery—place-and-route, static timing analysis, and full-chip signoff (extraction, EM-IR, Formality, DRC/LVS)—for Astera Labs' connectivity ASICs used in AI/cloud infrastructure, using Cadence/Synopsys toolchains, PT DMSA ECO flows, and SDC constraints. Fully on-site in San Jose.

AI Cloud Ethernet Networking PCIe +6 skills
207K – 230K $
 Sign in to see your match
Google Backed by Sequoia
5 views last month

Low Power Verification Engineer, Physical Design

Open 32d North America Licensed UK sponsor — This employer appears on the GOV.UK register of licensed sponsors for the Skilled Worker and related work routes. The licence belongs to the employer and is not a commitment to sponsor this role.Licensed NL sponsor — This employer appears on the IND public register of recognised sponsors for work and highly skilled migrants. The recognition belongs to the employer and is not a commitment to sponsor this role.Denmark Fast-track company — This company is certified by SIRI for the Danish Fast-track scheme for hiring foreign skilled workers. The certification belongs to the employer and is not a commitment to sponsor this role.
United States

Engineer on Google's TPU silicon team verifying low-power aspects of custom AI/ML accelerator hardware: running post-layout low-power signoff, validating multi-voltage/UPF designs with tools like Synopsys VCLP, and debugging physical design, place & route, and clock tree issues through tapeout.

AI Asic Cloud GCP Machine Learning +4 skills
163K – 236K $
 Sign in to see your match
scalian
3 views last month

Python Test Software Developer

Open 22d North America Licensed UK sponsor — This employer appears on the GOV.UK register of licensed sponsors for the Skilled Worker and related work routes. The licence belongs to the employer and is not a commitment to sponsor this role.

Role and Responsibilities : Designing, coding, testing, debugging and documenting high-quality software development applications Planning work, providing effort estimates and driving your work to completion Working in…

Agile API C++ Multithreading Python +1 skills
 Sign in to see your match
Noise
7 views last month

General Manager – NPI & Factory Quality

Open 53d APAC
India

Role Overview This is a senior leadership role at the intersection of New Product Introduction (NPI) and Factory Quality. The General Manager will serve as the primary bridge between NOISE’s product management teams,…

Assembly Corrective Action FMEA Root Cause Analysis Stakeholder Management +1 skills
 Sign in to see your match
Fairwinds Technologies
4 views last month

Sr. FPGA Developer (Hybrid- Aberdeen Proving Ground, Maryland)

Open 32d HybridNorth AmericaFull-timeSenior
United States

FPGA Design Engineer Location: Aberdeen Proving Ground (APG), MD Type: Hybrid (Up to 40 hours/week in-office as needed) About Fairwinds Technologies Fairwinds Technologies is a U.S.-based engineering firm specializing…

AI Aurora Automation Embedded Linux Embedded Software +15 skills
 Sign in to see your match
f19e6e07-2cdd-41fb-909f-0481e661660a:19000101_000001
8 views last month

Senior FPGA Design Engineer

Open 32d APAC, North AmericaFull-timeSenior

Job Title: Senior FPGA Engineer Department: Engineering Reports To: Functional Team Lead / Program Manager FLSA Status: Exempt / Full-time Salary Range: $120k - $150k Annually ROLE We are seeking a Senior FPGA Design…

Agile Automation Bash Bitbucket Cryptography +18 skills
 Sign in to see your match
ORBCOMM
6 views last month

Satellite Network Engineer

Open 32d On-siteNorth AmericaFull-time H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.
United States

Join Us as a Satellite Network Engineer! Are you passionate about satellite communications, network operations, and mission-critical systems? ORBCOMM is seeking a Satellite Network Engineer to join our Network Control…

Accessibility AI Automation Datadog Grafana +5 skills
 Sign in to see your match
SopraSteria1
10 views last month

Expert FPGA / ASIC Numérique - Architecture ou Vérification - Industrie - Toulouse

Open 25d Europe Licensed UK sponsor — This employer appears on the GOV.UK register of licensed sponsors for the Skilled Worker and related work routes. The licence belongs to the employer and is not a commitment to sponsor this role.Licensed NL sponsor — This employer appears on the IND public register of recognised sponsors for work and highly skilled migrants. The recognition belongs to the employer and is not a commitment to sponsor this role.
France

Nous recrutons un/une Expert(e) FPGA / ASIC Numérique - Architecture ou Vérification pour rejoindre notre Business Unit INDUSTRIE au sein de l'agence Systèmes Embarqués Industriels Cybersécurisés . Elle contribue au…

Bash FPGA Git Linux Python +4 skills
 Sign in to see your match
SopraSteria1
8 views last month

Ingénieur FPGA / ASIC Numérique - Industrie - Toulouse

Open 25d Europe Licensed UK sponsor — This employer appears on the GOV.UK register of licensed sponsors for the Skilled Worker and related work routes. The licence belongs to the employer and is not a commitment to sponsor this role.Licensed NL sponsor — This employer appears on the IND public register of recognised sponsors for work and highly skilled migrants. The recognition belongs to the employer and is not a commitment to sponsor this role.
France

Nous recrutons un/une Ingénieur(e) FPGA / ASIC Numérique pour rejoindre notre Business Unit INDUSTRIE au sein de l'agence Systèmes Embarqués Industriels Cybersécurisés . Elle contribue au développement de systèmes…

Bash FPGA Git Linux Python +4 skills
 Sign in to see your match
proteanTecs
6 views last month

Physical Design Application Engineer

Open 33d HybridAPAC
South Korea

A field-facing application engineer in Seoul supporting proteanTecs' chip health monitoring customers: delivering support and training, presenting the technology, running full RTL2GDS implementation and signoff flows for IP hardening, and feeding insights back to R&D using Cadence/Synopsys tools and TCL/Python/Perl scripting.

AI Analytics Cloud Data Analytics Machine Learning +3 skills
 Sign in to see your match
Rebellions
7 views last month

Physical Design Engineer Backend

Open 32d On-siteAPAC
South Korea

You will implement RTL-to-GDS physical designs for performance, power, and area. You will perform floorplanning, power planning, placement, clock-tree synthesis, routing, verification, and GDS delivery. You will…

Automation Data Visualization Perl Python Tcl
Sign in to see your match
Rebellions
3 views last month

Physical Implementation Engineer DFT

Open 32d On-siteAPAC
South Korea

You will implement scan, BIST, BIRA, and DFT logic; plan package-level testing; and support DFT from synthesis through production. You will improve test and fault coverage, analyze quality-of-results trends, and…

Automation Data Visualization Perl Python Tcl
Sign in to see your match
Alibaba Group
2 views last month

平头哥-封装设计高级工程师-深圳

APAC H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.
China

1、面向数据中心芯片产品（CPU/GPU/AI 加速器等），主导定制具备行业竞争力的高质量封装解决方案； 2、基于芯片应用场景与系统需求，牵头开展 Floorplan、Bump Matrix、Pinmap、Interposer、Substrate 的评估与设计，统筹 Chiplet 划分、Die-to-Die 互连等封装关键设计环节； 3、从设计、验证、NPI…

AI GPU Python Tcl
Sign in to see your match
Alibaba Group
3 views last month

平头哥-封装设计高级工程师-上海

APAC H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.
China

1、面向数据中心芯片产品（CPU/GPU/AI 加速器等），主导定制具备行业竞争力的高质量封装解决方案； 2、基于芯片应用场景与系统需求，牵头开展 Floorplan、Bump Matrix、Pinmap、Interposer、Substrate 的评估与设计，统筹 Chiplet 划分、Die-to-Die 互连等封装关键设计环节； 3、从设计、验证、NPI…

AI GPU Python Tcl
Sign in to see your match
Rebellions
8 views last month

Physical Design Engineer - Frontend

Open 32d APAC
South Korea

You will implement RTL-to-GDS physical-design flows and optimize power, performance, and area. You will perform logic synthesis, clock-gating insertion, equivalence checking, functional ECO, static timing analysis,…

Automation Data Visualization Perl Python Tcl
Sign in to see your match
Rebellions
7 views last month

SoC/Top Design Engineer

Open 32d APAC
South Korea

You will design SoC top-level architecture and integrate RTL. You will integrate CPU, AI, and memory subsystems; define bus interconnects; manage clock, reset, and power domains; perform synthesis, timing, and power…

AI GPU Linux Python Rtl +4 skills
 Sign in to see your match
Qualcomm
8 views last month

CPU Physical Design Timing Engineer

Open 45d On-siteNorth America H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.
United States

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: NUVIA is now part of Qualcomm. Our mission is to reimagine silicon and create computing platforms…

Automation Perl Python REST Assured Rtl +3 skills
 Sign in to see your match
Qualcomm
8 views last month

Server CPU Physical Design Integration Engineer, Staff level - Cambridge, UK

Open 37d On-siteUKStaff H-1B sponsor history — This employer has had H-1B petitions approved by USCIS in the last five fiscal years, per the USCIS H-1B Employer Data Hub. The approval belongs to the employer and is not a commitment to sponsor this role.
United Kingdom

Company: Qualcomm Technologies International Ltd Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Job Overview Qualcomm is looking for an experienced CPU Physical Design Integration…

Asic Assembly Automation CAD Embedded Software +8 skills
 Sign in to see your match
Altera Corporation
5 views last month

FPGA Development Tools Engineer

Open 32d APACSenior
Malaysia

Job Details: Job Description: We are seeking a senior engineer to join our Device Modeling & Enablement team. In this role, you will develop and automate tests used to validate FPGA device and simulation models used by…

Acceptance Criteria Asic Automation Bash C++ +11 skills
 Sign in to see your match