Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
The Digital Modernization Sector at Leidos has an opening for an NMS ServiceNow mid-level Software Designer. The NMS IT Software Designer will provide expert knowledge of network management systems, operating systems,…
Type of Requisition: Regular Clearance Level Must Currently Possess: None Clearance Level Must Be Able to Obtain: None Public Trust/Other Required: None Job Family: IT Infrastructure and Operations Job Qualifications:…
Job Title: 311674 Software Test Engineer (TS/SCI w/Poly) Job Category: Engineering Time Type: Full time Minimum Clearance Required to Start: TS/SCI with Polygraph Employee Type: Regular Percentage of Travel Required:…
Leads the design of high-performance, low-power SRAM memory circuits for advanced semiconductor products, optimizing power, performance, and area while mentoring junior engineers.
ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies…
Systems Design Engineer at AMD in Santa Clara supporting SOC programs across bring-up, validation, and production — debugging hardware/software issues, building tools and scripts, and coordinating test execution with cross-functional teams. Core tech: C/C++, Python, Perl/Ruby, lab equipment, and board/platform-level debug.
Engineer in Apple's Platform Architecture group improving pre-silicon verification of Apple silicon by building testbenches, verification infrastructure, and simulation/emulation platform R&D to boost DV simulation throughput. Core tech: SystemVerilog (UVM, DPI-C), EDA tooling, C++ software development, and Python/Perl scripting.
Intern verifying RISC-V and AI accelerator SoCs using SystemVerilog, UVM, and Python to ensure functional correctness and robustness.
Intern designs and optimizes high-performance CPU and AI chips, working through synthesis to tapeout using tools like PnR and timing analysis.
Designs and implements high-performance CPU and AI/ML chip blocks from synthesis to tapeout, optimizing power, performance, and area using advanced EDA tools and methodologies.
Drive static timing analysis and closure for high-performance RISC-V CPUs and AI SoCs, collaborating with logic, DFT, and physical design teams using STA tools, SDC constraints, and Python/Perl/TCL scripting.
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify…
A Staff Engineer in Physical Design role at Tenstorrent, responsible for implementing high-performance blocks for CPU and AI/ML architectures, from synthesis to tapeout, optimizing performance, power, and area.
Implement physical design for RISC-V CPUs and AI architectures, owning the flow from synthesis to tapeout to optimize performance, power, and area.
Build and own RTL-to-GDSII flows for AI accelerators and CPUs, automating PPA exploration and signoff to speed IP delivery across nodes and variants.
Owns end-to-end physical design of AI accelerator IP blocks, from synthesis to GDSII signoff, ensuring PPA targets and customer timelines are met.
A Masters-level silicon design engineering intern at AMD in Austin, TX, working full-time onsite from September to December 2027. The intern supports new product bring-up, debugs silicon issues, develops diagnostic firmware for IP training/margining, and improves test automation using Python/Perl on Unix/Linux plus lab equipment like oscilloscopes and BERTs.
AMD is hiring a Masters-level Silicon Design Engineering Intern in Austin, TX for Fall 2027 (onsite, full-time). The intern supports new silicon product bring-up and debug, and develops diagnostic frameworks and firmware for high-speed I/O, using Python/Perl on Unix/Linux and Windows with lab test equipment.
We couldn't check your fit for this role — add a CV to your profile to see it next time.