Tech jobs
Job listings
Senior VLSI Design Engineer
The Istra Hardware team is a top-tier group focused on developing and refining the hardware capabilities within Istra's complex product. Our implementation process is end-to-end, covering all hardware development…
Low Latency FPGA Developer
The FPGA Developer will design, implement, and test high-performance RTL for low-latency high-frequency trading strategies. The role requires expertise in VHDL/Verilog, FPGA debugging tools, and collaboration with software teams to optimize trading system performance.
Design Verification Engineer
The Design Verification Engineer will develop verification environments, test plans, and perform functional RTL testing at the IP and SoC levels. The role requires expertise in ASIC verification methodologies, SystemVerilog, and various communication protocols.

ASIC Design Engineer — Pixel IP
Front-end ASIC design engineer on Apple's Pixel IP team, writing RTL and micro-architectural specs for high-performance, low-power image/video processing pipelines in next-gen SoCs.

ASIC Design Engineer — Pixel IP
Front-end ASIC Design Engineer responsible for designing high-performance, power-efficient pixel processing engines for Apple's SoCs using RTL or high-level synthesis methodologies.
Physical Design Engineer
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before…
Relationship Manager-Equipment Finance-Sales-Ahmedabad - Navrangpura-M1-M3*
Relationship Manager - Sales REPORTS TO (SOLID & MATRIX): Position Grade: Business Unit: SME Department: Sales Sub Function: EQF Location: Number of Positions: Single / Multiple Position Type: Full Time Job Purpose…
Senior Staff Engineer, Physical Design
Senior Staff Engineer performing physical design (place-and-route, static timing, physical verification) on next-generation high-performance processor/ASIC chips using EDA tools, with automation scripting in Shell, Python, and TCL.
Software Engineer II: Innovus R&D
Software engineer developing and maintaining clock-tree synthesis algorithms in C++ and Tcl for the Innovus place-and-route EDA tool, including debugging, testing, and optimizing performance.
Sr Principal Design Engineer — Memory Modeling Portfolio
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Overview: This role sits at the intersection of deep protocol expertise and direct partnership with our…
