FPGA Associate (Summer 2027)
Summary
A 12-week, salaried associate role for new grads at satellite maker Astranis in San Francisco: you'll write RTL for FPGAs, work across multiple toolchains, interface FPGAs with high-speed data converters and memories, and write test software alongside electrical and software engineers. Requires Verilog/SystemVerilog proficiency and U.S. person status.
Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe – large enterprises, sovereign governments, and the US military.
With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts. Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization.
Astranis has raised over $1.2 billion from some of the world’s best investors, including Andreessen Horowitz, Baillie Gifford, Blackrock, Fidelity, Franklin Templeton, and Snowpoint, and employs a team of 500 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.
FPGA Associate (Summer 2027)
Associate positions at Astranis typically last for twelve weeks, and are salaried roles designed for new grads who have who have graduated from a four-year university.
As an associate, you will have an amazing opportunity to work on hard problems — we pride ourselves on giving everyone at Astranis a chance to do meaningful work on challenging projects, no matter their seniority. Many past associates have designed and tested hardware/software that is heading to space on our first satellite, and many of them are now full-time employees at Astranis.
If you have not yet graduated from a four-year university, please apply to be an Intern.
Role
- RTL Development for FPGA targeted applications
- Work with multiple FPGAs and toolchains
- Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs
- Write software to interface and test RTL in hardware
- Collaborate closely with electrical and software engineers
Requirements
- Hold a B.S. or M.S. in electrical engineering, computer science, computer engineering, or equivalent
- A passion for hardware development, including working in a fast-paced environment and hands-on design and development
- Experience in designing, implementing, and testing high throughput systems implemented on FPGAs
- Proficiency with Verilog/SystemVerilog for synthesis
- Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria.
Bonus:
- Experience with UVM and advanced SystemVerilog verification
- Experience with Xilinx FPGAs
- Experience with Vivado IDE, TCL
- Familiarity with system level estimates and implications of power, thermal, and real estate
- Experience with high speed data converters (ADCs, DACs, JESD204B)
- Experience with circuit level debugging
- Experience with digital communication theory and implementation, such as LDPC implementations
- Experience with space-based systems
- Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation)
- Experience in at least 1 domain beyond logic design. This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.
Astranis SMS Terms of Service
-
Recruiting Updates: By opting in, you agree to receive SMS updates, interview coordination, and recruiting communications from Astranis Space Technologies Corp.
-
Opt-Out: You can cancel this service at any time by replying STOP. We will send one final text confirming your unsubscription.
-
Opt-In Again: To resume receiving messages, reply START or YES.
-
Support & Rates: For assistance, reply HELP or contact us at coordinators@astranis.com. Message and data rates may apply. Message frequency varies; carriers are not liable for delayed or undelivered messages.
-
Privacy: For details on how we protect your data, view our Privacy Policy.
Skills
As published by greenhouse · 9 questions · 1 written answer
Basics
First Name, Last Name, Email, Phone, Resume/CV, Location
Short answers (4)
- How did you hear about Astranis?
- LinkedIn Profile optional
- What is your preferred end date for the internship/associate program?
- When are you able to join Astranis as an intern/associate? (12 week minimum)
Pick from a list (4)
- Astranis complies with U.S. Government space technology export regulations, therefore will you state which of the following applies to you:
- Please confirm the season you are applying for.
- At Astranis, we value in-person collaboration and a strong work ethic. Are you comfortable with working onsite at our San Francisco HQ 5 days a week?
- By selecting YES, I consent to receive recruiting SMS messages from Astranis at the phone number provided on my job application.
Written answers (1)
- What is the most impressive thing you have ever accomplished?