RTL Design Engineer
Summary
An RTL Design Engineer in Bangalore who designs, implements, and verifies digital circuits day to day — writing Verilog/SystemVerilog RTL, integrating IP subsystems with ARM CPU subsystems over the AXI protocol, and contributing to SoC/ASIC design and debugging.

