Point your AI agent at freehire and let it find you a job. A CLI and an MCP server over the whole job API — no browser.
About Etched Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our…
The FPGA Prototyping Lead will define and execute the prototyping strategy for complex SoCs, collaborating with cross-functional teams to enable early hardware validation and software bring-up. The role involves technical leadership, platform development, and utilizing tools like Vivado, Vitis, and industry-standard emulation platforms.
Designs, tests, and deploys FPGA logic on Xilinx SoC platforms for defense systems, using VHDL/Verilog and high-speed interfaces like Ethernet.
Design and implement FPGA-based signal processing and high-speed communication systems for defense AI platforms using VHDL/Verilog and Xilinx SoC tools.
Digital Design Engineer at Anduril Industries developing FPGA and SoC platforms for high-performance embedded systems, avionics, and mission-critical hardware using RTL design in VHDL/Verilog/SystemVerilog.
Own verification of FPGA/SoC designs for flight-critical avionics using SystemVerilog and UVM methodology on AMD (Xilinx) platforms.
Senior FPGA/Digital Design Engineer on Anduril's Air Dominance and Strike team, designing and integrating RTL in VHDL/Verilog/SystemVerilog for FPGA and SoC platforms in flight-critical avionics for autonomous air vehicles. Work spans the full cycle: microarchitecture, RTL implementation, simulation, synthesis, timing closure, lab bring-up, and system integration.
Senior FPGA Verification Engineer at Anduril (Costa Mesa, CA) owns UVM-based, coverage-driven verification of FPGA/SoC designs on AMD (Xilinx) platforms for flight-critical avionics. Core tech: SystemVerilog, UVM, SVA, simulators like Questa/VCS/Xcelium/Vivado, with DO-254 safety standards.
This role is for one of Weekday’s clients Min Experience: 4+ years Location: Hyderabad JobType: full-time We are looking for an experienced Design Verification Engineer with 4–8 years of industry experience to join our…
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive…
Responsibilities: Own the microarchitecture, RTL development, and integration of high-speed interconnect subsystems, including PCIe, CXL, and UALink, across multiple silicon products. Translate system and protocol…
Date Posted: 2026-09-03

 Country: United States of America

 Location: US-TX-MCKINNEY-513WC ~ 2501 W University Dr ~ WING C BLDG

 Position Role Type:…
Job Details: Job Description: The Opportunity For nearly a decade, Intel's Neuromorphic Computing Lab-together with a global ecosystem of 250+ research groups-has explored architectures, algorithms, and software…
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into…
Job Details: Job Description: Role summary Support FPGA-based post-silicon validation: design bring-up, hardware testing (PVT and non-PVT), regression , and design/test automation . Build hands-on skill in lab HW,…
Designs and implements FPGA/RTL logic for satellite compute payloads, including sensor interfaces, DDR/DMA datapaths, and ARM SoC integration, to support orbital data and energy systems.
Entry-level (2027 grads) hardware design engineer at a proprietary trading firm, designing FPGA/ASIC logic in SystemVerilog to build low-latency compute engines that transform market data in real time. Core stack: SystemVerilog, FPGA/ASIC tools, computer architecture, with C++/Python on Linux.
Engineer in Apple's Platform Architecture group improving pre-silicon verification of Apple silicon by building testbenches, verification infrastructure, and simulation/emulation platform R&D to boost DV simulation throughput. Core tech: SystemVerilog (UVM, DPI-C), EDA tooling, C++ software development, and Python/Perl scripting.
We couldn't check your fit for this role — add a CV to your profile to see it next time.
